riscv_school/riscv_school_scr1
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Update RUN_SYN.tcl

Browse Source
This commit is contained in:
Mikhail Yenuchenko
2026-01-21 15:11:43 +03:00
parent 9ed2c9a8f4
commit 513244f16f
1 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
scripts/scripts_syn/RUN_SYN.tcl
View File

@@ -48,6 +48,9 @@ if {$MAPPING eq "TRUE"} {
# Rear SDC constraints # Rear SDC constraints
read_sdc ${SYN_SDC_PATH}/${SYN_SDC_TOP_NAME} read_sdc ${SYN_SDC_PATH}/${SYN_SDC_TOP_NAME}
# For testing correctness of SDC uncomment the command below
#exit
# Synthesize (technology mapped) # Synthesize (technology mapped)
synthesize -to_mapped synthesize -to_mapped
synthesize -incremental synthesize -incremental