riscv_school/riscv_school_scr1
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Move file

Browse Source
This commit is contained in:
Mikhail Yenuchenko
2026-01-21 14:05:16 +03:00
parent 23e0e58f8b
commit 099605414c
2 changed files with 63 additions and 63 deletions
Download Patch File Download Diff File Expand all files Collapse all files

63
src_ref/rtl/filelist.v
View File

@@ -1,63 +0,0 @@
// `include "../scr1_custom_define.svh"
// `include "../scr1_arch_custom.svh"
// includes
// /home/yenuchenko/riscv_school/scr1/scr1-master/src/includes
`include "../includes/scr1_ahb.svh"
`include "../includes/scr1_arch_description.svh"
`include "../includes/scr1_arch_types.svh"
`include "../includes/scr1_csr.svh"
`include "../includes/scr1_dm.svh"
`include "../includes/scr1_hdu.svh"
`include "../includes/scr1_ipic.svh"
`include "../includes/scr1_memif.svh"
`include "../includes/scr1_riscv_isa_decoding.svh"
`include "../includes/scr1_scu.svh"
`include "../includes/scr1_search_ms1.svh"
`include "../includes/scr1_tapc.svh"
`include "../includes/scr1_tdu.svh"
// core
// /home/yenuchenko/riscv_school/scr1/scr1-master/src/core
`include "../core/scr1_clk_ctrl.sv"
`include "../core/scr1_core_top.sv"
`include "../core/scr1_dm.sv"
`include "../core/scr1_dmi.sv"
`include "../core/scr1_scu.sv"
`include "../core/scr1_tapc.sv"
`include "../core/scr1_tapc_shift_reg.sv"
`include "../core/scr1_tapc_synchronizer.sv"
// pipeline
// /home/yenuchenko/riscv_school/scr1/scr1-master/src/core/pipeline
`include "../core/pipeline/scr1_ipic.sv"
`include "../core/pipeline/scr1_pipe_csr.sv"
`include "../core/pipeline/scr1_pipe_exu.sv"
`include "../core/pipeline/scr1_pipe_hdu.sv"
`include "../core/pipeline/scr1_pipe_ialu.sv"
`include "../core/pipeline/scr1_pipe_idu.sv"
`include "../core/pipeline/scr1_pipe_ifu.sv"
`include "../core/pipeline/scr1_pipe_lsu.sv"
`include "../core/pipeline/scr1_pipe_mprf.sv"
`include "../core/pipeline/scr1_pipe_tdu.sv"
`include "../core/pipeline/scr1_pipe_top.sv"
`include "../core/pipeline/scr1_tracelog.sv"
// primitives
// /home/yenuchenko/riscv_school/scr1/scr1-master/src/core/primitives
`include "../core/primitives/scr1_cg.sv"
`include "../core/primitives/scr1_reset_cells.sv"
// top
// /home/yenuchenko/riscv_school/scr1/scr1-master/src/top
`include "../top/scr1_dmem_ahb.sv"
`include "../top/scr1_dmem_router.sv"
`include "../top/scr1_dp_memory.sv"
`include "../top/scr1_imem_ahb.sv"
`include "../top/scr1_imem_router.sv"
`include "../top/scr1_mem_axi.sv"
`include "../top/scr1_tcm.sv"
`include "../top/scr1_timer.sv"
`include "../top/scr1_top_ahb.sv"
`include "../top/scr1_top_axi.sv"