riscv_school/riscv_school_pwm
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
16 Commits 1 Branch 0 Tags
e80060822575bf0aaf2a0c2ac1a92d86c1079a26
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Mikhail Yenuchenko e800608225 Add output folder creation
2026-01-20 15:55:19 +03:00
reports
[main] added sample reports
2023-12-05 10:19:01 +03:00
results
[main] added sample reports
2023-12-05 10:19:01 +03:00
scripts
Add output folder creation
2026-01-20 15:55:19 +03:00
src
[main] added 1.1 ver
2023-12-15 12:48:26 +03:00
WORK_TMP_FOLDER
[main] added 1.1 ver
2023-12-15 12:48:26 +03:00
.gitignore
Create .gitignore
2026-01-20 15:28:48 +03:00
README.md
Update README.md
2024-07-15 18:05:32 +03:00

README.md

ASIC_BE

ASIC BE flow scripts for Cadence RTL Compiler and Cadence Encounter. For educational purposes only.

Reference in New Issue View Git Blame Copy Permalink
Description
No description provided
Readme 94 KiB
Languages
Tcl 96.3%
Verilog 3.7%