riscv_school/riscv_school_pwm
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
5a669cc83931007cb73e6e71e8caecf655c08b63
riscv_school_pwm/src/rtl/filelist.v
ivanpiatak 5a669cc839 [main] added Cadence SYN and PaR scripts - initial version 
[main] added Cadence SYN and PaR scripts - initial version
2023-12-05 10:07:34 +03:00

2 lines
17 B
Verilog
Raw Blame History

`include "PWM.v"
Reference in New Issue View Git Blame Copy Permalink