Files
riscv_school_scr1/src/core.files
Mikhail Yenuchenko c8ab0ca4f7 Init
2026-01-20 16:23:00 +03:00

22 lines
573 B
Plaintext

core/pipeline/scr1_pipe_hdu.sv
core/pipeline/scr1_pipe_tdu.sv
core/pipeline/scr1_ipic.sv
core/pipeline/scr1_pipe_csr.sv
core/pipeline/scr1_pipe_exu.sv
core/pipeline/scr1_pipe_ialu.sv
core/pipeline/scr1_pipe_idu.sv
core/pipeline/scr1_pipe_ifu.sv
core/pipeline/scr1_pipe_lsu.sv
core/pipeline/scr1_pipe_mprf.sv
core/pipeline/scr1_pipe_top.sv
core/primitives/scr1_reset_cells.sv
core/primitives/scr1_cg.sv
core/scr1_clk_ctrl.sv
core/scr1_tapc_shift_reg.sv
core/scr1_tapc.sv
core/scr1_tapc_synchronizer.sv
core/scr1_core_top.sv
core/scr1_dm.sv
core/scr1_dmi.sv
core/scr1_scu.sv