riscv_school/riscv_school_scr1
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Compare commits

base: riscv_school:099605414c0e9e08811eb1197063b9a88d65e4ad
Branches Tags
riscv_school:main
...
compare: riscv_school:bd5792ac5d0caec0876075b2b138ca6efe051bc7
Branches Tags
riscv_school:main

2 Commits
099605414c ... bd5792ac5d

Author SHA1 Message Date
Mikhail Yenuchenko
bd5792ac5d Move file 2026-01-21 14:05:56 +03:00
Mikhail Yenuchenko
13be3b023a Update RUN_SYN.tcl 2026-01-21 14:05:38 +03:00
2 changed files with 1 additions and 1 deletions
Expand all files Collapse all files

2
scripts/scripts_syn/RUN_SYN.tcl
View File

@@ -12,7 +12,7 @@
### ================= USER SETTINGS ================= ### ================= USER SETTINGS =================
set RTL_TOP_NAME "scr1_top_ahb"; # RTL top module name set RTL_TOP_NAME "scr1_core_top"; # RTL top module name
set RTL_PATH "../src/rtl"; # RTL path to the source files set RTL_PATH "../src/rtl"; # RTL path to the source files
set RTL_FILELIST_NAME "filelist.v"; # RTL path to the filelist for synthesis set RTL_FILELIST_NAME "filelist.v"; # RTL path to the filelist for synthesis

0
src_ref/sdc/scr1_top_ahb.sdc → src/sdc/scr1_top_ahb.sdc
View File