riscv_school/riscv_school_scr1
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Update RUN_SYN.tcl

Browse Source
This commit is contained in:
Mikhail Yenuchenko
2026-01-21 14:05:38 +03:00
parent 099605414c
commit 13be3b023a
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
scripts/scripts_syn/RUN_SYN.tcl
View File

@@ -12,7 +12,7 @@
### ================= USER SETTINGS ================= ### ================= USER SETTINGS =================
set RTL_TOP_NAME "scr1_top_ahb"; # RTL top module name set RTL_TOP_NAME "scr1_core_top"; # RTL top module name
set RTL_PATH "../src/rtl"; # RTL path to the source files set RTL_PATH "../src/rtl"; # RTL path to the source files
set RTL_FILELIST_NAME "filelist.v"; # RTL path to the filelist for synthesis set RTL_FILELIST_NAME "filelist.v"; # RTL path to the filelist for synthesis