riscv_school/riscv_school_scr1
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Update FLOW_PAR.tcl

Browse Source
This commit is contained in:
Mikhail Yenuchenko
2026-01-21 16:42:55 +03:00
parent 0f3384e157
commit 12b848a74c
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
scripts/scripts_PaR/FLOW_PAR.tcl
View File

@@ -13,7 +13,7 @@ if {$PaR_INIT eq "TRUE"} {
set init_verilog ${NETLIST_PATH}/${NETLIST_TOP_NAME}; # SYN netlist file set init_verilog ${NETLIST_PATH}/${NETLIST_TOP_NAME}; # SYN netlist file
set init_mmmc_file ${PAR_MMMC_FILE}; # Techmological file for multi-mode multi-corner PaR set init_mmmc_file ${PAR_MMMC_FILE}; # Techmological file for multi-mode multi-corner PaR
set init_io_file ${PAR_NETLIST_TOP_PORT_FILE}; # File with location of the TOP level ports on the floorplan #set init_io_file ${PAR_NETLIST_TOP_PORT_FILE}; # File with location of the TOP level ports on the floorplan
init_design init_design
} }