riscv_school/riscv_school_pwm
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

[main] added 1.1 ver

Browse Source 
[main] added 1.1 ver
This commit is contained in:
ivanpiatak
2023-12-15 12:48:26 +03:00
committed by GitHub
parent 2d9f1cbc91
commit b5d53cac71
7 changed files with 244 additions and 10204 deletions
Download Patch File Download Diff File Expand all files Collapse all files

28
src/sdc/PWM.sdc
View File

@@ -21,30 +21,30 @@ set MINFALL 0.20
set MAXFALL 0.25
# IO DELAYS
set INPUT_DELAY_CLK [expr $CLK_PERIOD/2.0]
set OUTPUT_DELAY_CLK [expr $CLK_PERIOD/2.0]
set INPUT_DELAY_CLK [expr ${CLK_PERIOD}/2.0]
set OUTPUT_DELAY_CLK [expr ${CLK_PERIOD}/2.0]
create_clock -name $CLK_NAME -period $CLK_PERIOD -waveform "0 [expr $CLK_PERIOD/2]" [get_ports CLK_NAME]
set_clock_uncertainty $CLK_UNCERT [get_clocks $CLK_NAME]
create_clock -name ${CLK_NAME} -period ${CLK_PERIOD} -waveform "0 [expr ${CLK_PERIOD}/2]" [get_ports ${CLK_NAME}]
set_clock_uncertainty ${CLK_UNCERT} [get_clocks ${CLK_NAME}]
set_clock_transition -rise -min $MINRISE [get_clocks $CLK_NAME]
set_clock_transition -rise -max $MAXRISE [get_clocks $CLK_NAME]
set_clock_transition -fall -min $MINFALL [get_clocks $CLK_NAME]
set_clock_transition -fall -max $MAXFALL [get_clocks $CLK_NAME]
set_clock_transition -rise -min ${MINRISE} [get_clocks ${CLK_NAME}]
set_clock_transition -rise -max ${MAXRISE} [get_clocks ${CLK_NAME}]
set_clock_transition -fall -min ${MINFALL} [get_clocks ${CLK_NAME}]
set_clock_transition -fall -max ${MAXFALL} [get_clocks ${CLK_NAME}]
#set_input_delay -clock "clk" -max $INPUT_DELAY_CLK [all_inputs]
#set_input_delay -clock "clk" -min $INPUT_DELAY_CLK [all_inputs]
#set_input_delay -clock "clk" -max ${INPUT_DELAY_CLK} [all_inputs]
#set_input_delay -clock "clk" -min ${INPUT_DELAY_CLK} [all_inputs]
set_output_delay -clock "clk" -max $OUTPUT_DELAY_CLK [all_outputs]
set_output_delay -clock "clk" -min $OUTPUT_DELAY_CLK [all_outputs]
set_output_delay -clock "clk" -max ${OUTPUT_DELAY_CLK} [all_outputs]
set_output_delay -clock "clk" -min ${OUTPUT_DELAY_CLK} [all_outputs]
### ====================== RESETS ===========================
set RST_NAME "reset"
set_ideal_network [get_ports $RST_NAME]
set_false_path -from [get_ports $RST_NAME]
set_ideal_network [get_ports ${RST_NAME}]